address electrodes in respective arrays of X and Y dimension address electrodes in an ac plasma panel, said addressing apparatus comprising:

means for applying a high level pulse of one polarity to [an] a polarity of address electrodes of one dimension array;

means for [selecting whether to]selective discharging of non-selected address electrodes of said plurality and maintaining the high level of one polarity at [said] selected address electrodes of said plurality [or to bring the electrode to a low level of said one polarity ]in accordance with desired information to be entered into the plasma panel; and

means for applying a high level pulse of opposite polarity to a respective address electrode of the other dimension DNA, array after said selective discharging of non-selected address electrodes[a high level of one polarity has been selected at said address electrode of said one dimension array, ] for discharging [the defined address ]cells at said selected address electrodes and entering the desired information into the plasma panel. --

> -17. (Amended) Addressing apparatus according to claim 16, including means for applying a second high level pulse of said one polarity to said plurality of address electrodes of said one dimension array after the end of said high level pulse of opposite polarity for enabling the controllable discharging of said  $\underline{\text{selected}}$  address electrodes from said high level to said low level of said one polarity .--

> least one ]cells defined by the intersection of respective address electrodes in respective arrays of X and Y dimension address electrodes in an ac plasma panel, said addressing apparatus comprising:

> > - 2 -

Ď



means for charging [an ]a plurality of address electrodes of one dimension array to a high level of one polarity;

means for [selecting whether to ]selective discharging of non-selected charged address electrodes of said plurality and maintaining the high level of one polarity at [said ]selected charged address electrodes [or to bring the electrode to a low level of said one polarity ]in accordance with desired information to be entered into the plasma panel; and

means for applying a high level of opposite polarity charge to a respective address electrode of the other dimension array after said selective discharging of non-selected charged address electrodes[a high level of one polarity has been selected at said address electrode of said one dimension array,] for discharging [the defined address ]cells at said selected charged address electrodes and entering the desired information into the plasma panel.—

(Amended) Addressing apparatus according to claim
18, wherein said means for charging [the ]said plurality of
address electrode of one dimension array includes means for

applying a high level pulse of said one polarity to said plurality of address electrodes.--

(Amended) Addressing apparatus according to claim 18, including means for applying a high level pulse of said one polarity to said <u>plurality of address</u> electrodes of one dimension array after entering said desired information into the plasma panel for enabling the controllable discharging of said <u>selected charged address</u> electrodes from said high level to said low level of said one polarity.—

- 3 -

(Amended) Addressing apparatus according to claim 20, wherein said means for charging [the ]said plurality of address electrodes of one dimension array includes means for applying a high level pulse of said one polarity to said plurality of address electrodes.

(Amended) A method of addressing [at least one ]address cells defined by the intersection of respective address electrodes in respective arrays of X and Y dimension address electrodes in an ac plasma panel, said method of addressing comprising the steps of:

cont.

charging [an ] a plurality of address electrodes of one dimension array to a high level of one polarity;

C1

selective discharging of non-selected charged address
electrodes of said plurality without discharging selected charged
address electrodes of said plurality[selecting whether to
maintain the charged electrode at the high level or to bring the
electrode to a low level of said one polarity] in accordance with
desired information to be entered into the plasma panel; and

applying a high level of opposite polarity charge to a respective address electrode of the other dimension array for discharging [the defined ]address cells [where ]associated with the selected charged address electrodes of said plurality [is maintained at the high level ]and entering the desired information into the plasma panel.—

(Amended) The method of claim 22, wherein said charging includes applying a high level pulse of said one polarity to said plurality of address electrodes of one dimension array.—

-- 24. (Amended) The method of claim 22, including the further step of applying a high level pulse of said one polarity to said plurality of address electrodes of one dimension array after entering said desired information into the plasma panel for enabling the controllable discharging of said selected charged address electrodes[ from said high level to said low level of said one polarity] .--

-- 25. (Amended) The method of claim 24, wherein said charging includes applying a first high level pulse of said one polarity to said plurality of address electrodes of one dimension array.-/-

least one ]pixels defined by the intersection of respective address electrodes in respective arrays of X and Y dimension address electrodes in a display panel, said addressing apparatus comprising:

f . means for applying a high level pulse of one polarity to [an ]address electrodes of one dimension array;

means for selective discharging of non-selected address electrodes without discharging selected address electrodes[selecting whether to maintain the high level of one polarity at said address electrode or to bring the electrode to a low level of said one polarity] in accordance with desired information to be entered into the display panel; and

means for applying a high level pulse of opposite polarity to a respective address electrode of the other dimension array after said selective discharging[a high level of one polarity has been selected at said address electrode of said one

dimension array] for entering the desired information into the display panel.- $\frac{1}{2}$ 

(Amended) Addressing apparatus according to claim 26, including means for applying a second high level pulse of said one polarity to said address electrodes of said one dimension array after the end of said high level pulse of opposite polarity for enabling the controllable discharging of said selected address electrodes[from said high level to said low level of said one polarity].

70nf

-- 28. (Amended) Addressing apparatus for addressing [at least one ]pixels defined by the intersection of respective address electrodes in respective arrays of X and Y dimension address electrodes in a display panel, said addressing apparatus comprising:

means for charging [an ]address electrodes of one dimension array to a high level of one polarity;

means for [selecting whether ] selective discharging of non-selected charged address electrodes without discharging selected charged address electrodes to maintain the high level of one polarity at said selected charged address electrodes [or to bring the electrode to a low level of said one polarity ] in accordance with desired information to be entered into the display panel; and

means for applying a high level of opposite polarity charge to a respective address electrode of the other dimension array after said selective discharging of non-selected charged address electrodes[a high level of one polarity has been selected at said address electrode of said one dimension array] for entering the desired information into the display panel.--

-- 29. (Amended) Addressing apparatus according to claim 28, including means for applying a high level pulse of said one polarity to said address electrodes of one dimension array after entering said desired information into the display panel for enabling the controllable discharging of said selected charged address electrodes from said high level to [said ]a low level of said one polarity.--

--30. (Amended) A method of addressing [at least one ]address cells defined by the intersection of respective address electrodes in respective arrays of X and Y dimension address electrodes in a display panel, said method of addressing comprising the steps of:

charging [an ]address electrodes of one dimension array to a high level of one polarity;

[selecting whether to maintain the charged electrode at the high level or to bring the electrode to a low level of said one polarity |selective discharging non-selected but not selected charged address electrodes in accordance with desired information to be entered into the display panel; and

applying a high level of opposite polarity charge to a respective address electrode of the other dimension array after said selective discharging for entering the desired information into the display panel.—

[6] -31. (Amended) The method of claim 30, including the further step of applying a high level pulse of said one polarity to said address electrode of one dimension array after entering said desired information into the display panel for enabling the controllable discharging of said selected charged address

\_

electrodes[ from said high level to said low level of said one polarity].-

17

--32. (Amended) A display panel comprising:

an array of X dimension address electrodes;

an intersecting array of Y dimension address electrodes, where intersections between respective X and Y address electrodes define respective display pixels;

address means for applying an addressing signal during an addressing cycle to selected X and Y address electrodes to activate at least one display pixel;

Lnoc ( ) said address means including, means for charging [an ]more than one address electrode of [one ]said X or Y dimension array to a high level of one polarity;

means for [selecting whether to maintain the high level of one polarity at said address electrode or to bring the electrode to a low level of said one polarity ]selective discharging non-selected but not selected charged address electrodes in accordance with desired information to be entered into the display panel; and

means for applying a high level pulse of opposite polarity to a respective address electrode of the other said X or Y dimension array after [a high level of one polarity has been selected at said address electrode of said one X or Y dimension array]said selective discharging for entering the desired information into the display panel.—

,7

-- 33. (Amended) A display panel according to claim 32, including means for enabling controllable discharging of said address electrode from said high level [to said low level ]of said one polarity after entering said desired information into the display panel.--

--34. (Amended) An ac plasma panel comprising: an array of X dimension electrodes;

an intersecting array of Y dimension electrodes with the intersections between respective X and Y electrodes defining a gas discharge cell;

address means for applying a signal to selected X and Y electrodes to discharge at least one gas discharge cell;

said address means including, means for charging
[an ]more than one address electrode of said X or Y dimension
array to a high level of one polarity;

means for [selecting whether ] selective discharging nonselected but not selected charged address electrodes to maintain
the high level of one polarity at said selected charged address
electrodes [or to bring the electrode to a low level of said one
polarity ] in accordance with desired information to be entered
into the plasma panel; and

means for applying a high level pulse of opposite polarity to a respective address electrode of the other said X or Y dimension array after [a high level of one polarity has been selected at said address electrode of said one X or Y dimension array | said selective discharging for discharging said one gas discharge cell and entering the desired information into the plasma panel.—

An ac plasma panel according to claim 34, including means for enabling controllable discharging of said selected charged address electrodes from said high level to [said ]a low level of said one polarity after entering said desired information into the plasma panel.

36. In display panels having panel electrodes and corresponding panel capacitance, an energy efficient method of driving said display panels through an inductor coupled to the panel electrodes comprising the steps of:

charging the panel capacitance through said inductor, initially while storing energy in said inductor until the magnitude of the inductor current reaches a maximum, and secondly while removing the stored energy from said inductor until the inductor current reaches zero; and

discharging the panel capacitance through said inductor, initially while storing energy in said inductor until the magnitude of the inductor current reaches a maximum, and secondly while removing the stored energy from said inductor until the inductor current reaches zero.

The method of claim 36, wherein charging of the panel capacitance includes applying a forcing voltage which is about one-half the magnitude of the voltage level the panel capacitance reaches after charging.

23 22

38. The method of claim 37, wherein discharging of the panel capacitance includes applying a forcing voltage which is about one-half the magnitude of the voltage level the panel capacitance reaches after charging

The method of claim 36, including the step of after discharging the panel capacitance, maintaining the panel capacitance in a discharged state prior to again charging the panel capacitance.

ty8 -

The method of claim 36, including the steps of after charging the panel capacitance, maintaining the panel capacitance in a charged state prior to discharge, and after discharge, maintaining the panel capacitance in a discharged state prior to again charging the panel capacitance.

The method of claim 40, wherein the step of maintaining the panel capacitance in a charged state includes clamping the voltage level of the panel capacitance upon the inductor current reaching zero, and wherein the step of maintaining the panel capacitance in a discharged state prior to again charging includes clamping the voltage level of the panel capacitance upon the inductor current reaching zero.

42. A display panel having panel electrodes and panel capacitance, an inductor coupled to the panel electrodes, and a driver circuit coupled to the inductor for operating the display panel through the inductor, the driver circuit including,

means for charging the panel capacitance through said inductor, initially while storing energy in said inductor until the magnitude of the inductor current reaches a maximum, and secondly while removing the stored energy from said inductor until the inductor current reaches zero; and

means for discharging the panel capacitance through said inductor, initially while storing energy in said inductor until the magnitude of the inductor current reaches a maximum, and secondly while removing the stored energy from said inductor until the inductor current reaches zero.

~

A display panel according to claim 4%, wherein said means for charging the panel capacitance includes means for applying a forcing voltage which is about one-half the magnitude of the voltage level the panel capacitance reaches after charging.

37
14. A display panel according to claim 43, wherein said means for discharging the panel capacitance includes means for applying a forcing voltage which is about one-half the magnitude of the voltage level the panel capacitance reaches after charging. 30

36 45. A display panel according to claim 42, including means for maintaining the panel capacitance in a discharged state upon the inductor current reaching zero and prior to again charging the panel capacitance.

46. A display panel according to claim 42, including means for maintaining the panel capacitance in a charged state after charging the panel capacitance and prior to discharge, and means for maintaining the panel capacitance in a discharged state after discharge and prior to again charging the panel capacitance.

A display panel according to claim \$6, wherein said means for maintaining the panel capacitance in a charged state includes means for charging the voltage level of the panel capacitance upon the inductor current reaching zero during charging of the panel capacitance, and wherein said means for maintaining the panel capacitance in a discharged state includes means for clamping the voltage level of the panel capacitance upon the inductor current reaching zero during discharging of the panel capacitance.

.33

48. A display panel having panel electrodes and panel capacitance, and an energy recovery sustain circuit coupled to the panel electrodes for driving said display panel, said energy recovery sustain circuit including;

an inductor coupled to said panel electrodes for charging and discharging the panel capacitance;

means for charging the panel capacitance through said inductor, initially while storing energy in said inductor until the magnitude of the inductor current reaches a maximum, and secondly while removing the stored energy from said inductor until the inductor current reaches zero;

first means for clamping the voltage level of said panel capacitance upon the inductor current reaching zero during charging of the panel capacitance;

means for discharging the panel capacitance through said inductor, initially while storing energy in said inductor until the magnitude of the inductor current reaches a maximum, and secondly while removing the stored energy from said inductor until the inductor current reaches zero; and

second means for clamping the voltage level of the panel capacitance upon the inductor current reaching zero during discharging of the panel capacitance.

8/64

49. A display panel according to claim 48, wherein said first and second means for clamping includes means responsive to the inductor current reaching zero to provide said clamping independent of variations in the values of said inductor or said panel capacitance.

5Q. An energy efficient driver circuit for driving display panels having panel electrodes and panel capacitance, said driver circuit comprising:

an inductor coupled to said panel electrodes for charging and discharging the panel capacitance;

means for charging the panel capacitance through said inductor, initially while storing energy in said inductor until the magnitude of the inductor current reaches a maximum, and secondly while removing the stored energy from said inductor until the inductor current reaches zero; and

means for discharging the panel capacitance through said inductor, initially while storing energy in said inductor until the magnitude of the inductor current reaches a maximum, and secondly while removing the stored energy from said inductor until the inductor current reaches zero.

31. An energy efficient sustainer circuit for driving display panels having panel electrodes and panel capacitance, said sustainer circuit comprising

an inductor coupled to said panel electrodes for charging and discharging the panel capacitance;

means for charging the panel capacitance through said inductor, initially while storing energy in said inductor until the magnitude of the inductor current reaches a maximum, and secondly while removing the stored energy from said inductor until the inductor current reaches zero; and

first means for clamping the voltage level of the panel capacitance upon the inductor current reaching zero during charging of the panel capacitance;

J. cont

means for discharging the panel capacitance through said inductor, initially while storing energy in said inductor until the magnitude of the inductor current reaches a maximum, and secondly while removing the stored energy from said inductor until the inductor current reaches zero; and

second means for clamping the voltage level of the panel capacitance upon the inductor current reaching zero during discharging of the panel capacitance.

37

36. An energy efficient sustainer circuit according to 36 claim 31, wherein said first and second means for clamping includes means responsive to the inductor current reaching zero to provide said clamping independent of variations in the values of said inductor or said panel capacitance.

An energy efficient driver circuit for driving display panels having panel electrodes and panel capacitance, said driver circuit comprising:

an inductor coupled to said panel electrodes for charging and discharging said panel capacitance respectively to and from a desired voltage level magnitude;

first switch means coupled to said inductor to enable said panel capacitance to charge through said inductor from a first voltage level (a) initially to an intermediate voltage level magnitude which is about one-half the desired voltage level magnitude, while storing energy in said inductor, and (b) then to said desired voltage level magnitude, while removing said stored energy from said inductor; and

~§ ~ second switch means coupled to said inductor to enable said panel capacitance to discharge through said inductor from said desired voltage level magnitude (a) initially to an intermediate voltage level magnitude which is about one-half the desired voltage level magnitude, while storing energy in said inductor, and (b) then to said first voltage level magnitude, while removing said stored energy from said inductor.

54. An energy efficient driver according to claim 53, including third switch means coupled to said inductor for clamping the panel capacitance voltage level to maintain a panel capacitance discharged state until the panel capacitance is again charged.

30
35. An energy efficient driver according to claim 53, including third switch means coupled to said inductor clamping the panel capacitance voltage to said desired voltage level magnitude after charging of said panel capacitance, and fourth switch means coupled to said inductor for clamping the panel capacitance voltage to said first voltage level magnitude after

discharging of said panel capacitance.

3' cont.

An energy efficient driver according to claim 55, wherein said third switch means and said fourth switch means each respectively includes means responsive to the end of the removal of said stored energy from said inductor to provide said respective clamping independent of variations in the value of said inductor or said panel capacitance.